Best-selling in Adult Learning & University
Save on Adult Learning & University
- £19.50Trending at £25.67
- £19.99Trending at £22.65
- £9.24Trending at £10.99
- £26.45Trending at £27.78
- £30.79Trending at £34.35
- £16.99Trending at £18.63
- £15.72Trending at £22.83
About this product
- Author(s)Stuart Sutherland
- PublisherSpringer-Verlag New York Inc.
- Date of Publication31/03/1999
- GenreComputing: Professional & Programming
- Place of PublicationNew York, NY
- Country of PublicationUnited States
- ImprintSpringer-Verlag New York Inc.
- Content Notebiography
- Weight1223 g
- Width155 mm
- Height235 mm
- Spine41 mm
- Format DetailsTrade paperback (US)
- Edition StatementSoftcover reprint of the original 1st ed. 1999
- Table Of ContentsList of Examples. Foreword. Acknowledgments. Introduction. Part One: The VPI Portion of the Verilog PLO Standard. 1. Creating PLI Applications Using VPI Routines. 2. Interfacing VPI based PLI Applications to Verilog Simulators. 3. How to Use the VPI Routines. 4. Details about the VPI Routine Library. 5. Reading and Modifying Values Using VPI Routines. 6. Synchronizing to Verilog Simulations Using VPI Callbacks. 7. Interfacing to C Models Using VPI Routines. Part Two: The TF/ACC Portion of the Verilog PLI Standard. 8. Creating PLI Applications Using TF and ACC Routines. 9. Interfacing TF/ACC PLI Applications to Verilog Simulators. 10. How to Use the TF Routines. 11. Reading and Writing Values Using TF Routines. 12. Synchronizing to Verilog Simulations Using Misctf Routines. 13. Interfacing to C Models Using TF Routines. 14. How to Use the ACC Routines. 15. Details on the ACC Routine Library. 16. Reading and Modifying Values Using ACC Routines. 17. Synchronizing to Simulations Using the Value Change Link. 18. Interfacing to C Models Using ACC Routines. Appendices: A. Linking PLI Applications to Verilog Simulators. B. The IEEE 1364-1995 VPI Routine Library. C. The IEEE 1364-1995 TF Routine Library. D. The IEEE 1364-1995 ACC Routine Library. Index.
- Author BiographyMr. Stuart Sutherland is a member of the IEEE Verilog standards committee, where he is co-chair of the PLI standards task force and technical editor for the PLI sections of the IEEE 1364 Verilog Language Reference Manual. Mr. Sutherland has more than 14 years of experience in hardware design and over ten years of experience with Verilog. He is the founder of Sutherland HDL Inc., located in Portland Oregon. Sutherland HDL provides expert Verilog HDL and Verilog PLI design services, including training, modeling, design verification and software tool evaluation. Verilog training is one of the specialties of Sutherland HDL. Prior to founding Sutherland HDL in 1992, Mr. Sutherland was as an engineer at Sanders Display Products Division in New Hampshire, where he worked on high speed graphics systems for the defense industry. In 1988, he became a senior applications engineer for Gateway Design Automation, the founding company of Verilog. At Gateway, which was acquired by Cadence Design Systems in 1989, Mr. Sutherland specialized in training and support for logic simulation, timing analysis, fault simulation, and the Verilog PLI. Mr. Sutherland has also worked closely with several EDA vendors to specify, test and bring to market Verilog simulation products. Mr. Sutherland holds a Bachelor of Science in Computer Science, with an emphasis in Electronic Engineering Technology, from Weber State University (Ogden, Utah) and Franklin Pierce College (Nashua, New Hampshire). He has taught Verilog engineering courses at the University of California, Santa Cruz (Santa Clara extension), and has authored the popular Verilog HDL Quick Reference Guide and Verilog PU Quick Reference Guide . He has presented tutorials and papers at the International Verilog Conference and at the International Cadence User's Group Conference, and has won awards for best speaker and best tutorial.
This item doesn't belong on this page.
Thanks, we'll look into this.