|Listed in category:
Have one to sell?

Verification Techniques for System-Level Design, Fujita, Ghosh, Prasad.=

Awesomebooksusa
(435691)
Registered as a business seller
US $86.16
Approximately£63.29
Condition:
New
3 available
Breathe easy. Returns accepted.
Postage:
Free USPS Media MailTM.
Located in: MD, United States
Delivery:
Estimated between Thu, 3 Jul and Tue, 15 Jul to 94104
Estimated delivery dates - opens in a new window or tab reflect seller's dispatch time, origin postcode, destination postcode and time of order receipt, and will depend on the delivery service selected and receipt of cleared paymentcleared payment - opens in a new window or tab. Delivery times may vary, especially during peak periods, and are an estimate only.
Returns:
30 days return. Buyer pays for return postage. If you use an eBay delivery label, it will be deducted from your refund amount.
Payments:
    Diners Club

Shop with confidence

eBay Money Back Guarantee
Get the item you ordered or your money back. Learn moreeBay Money Back Guarantee - opens new window or tab
Seller assumes all responsibility for this listing.
eBay item number:333724569844
Last updated on 18 Mar, 2025 06:13:40 GMTView all revisionsView all revisions

Item specifics

Condition
New: A new, unread, unused book in perfect condition with no missing or damaged pages. See the ...
PublishedOn
2007-12-12
Title
Verification Techniques for System-Level Design (Systems on Sili
Artist
Not Specified
ISBN
9780123706164

About this product

Product Identifiers

Publisher
Elsevier Science & Technology
ISBN-10
0123706165
ISBN-13
9780123706164
eBay Product ID (ePID)
61076749

Product Key Features

Number of Pages
256 Pages
Publication Name
Verification Techniques for System-Level Design
Language
English
Publication Year
2007
Subject
Systems Architecture / General, Industrial Design / Product, Electronics / Microelectronics, Software Development & Engineering / Systems Analysis & Design
Type
Textbook
Author
Mukul Prasad, Indradeep Ghosh, Masahiro Fujita
Subject Area
Computers, Technology & Engineering
Series
Systems on Silicon Ser.
Format
Hardcover

Dimensions

Item Height
0.3 in
Item Weight
23.6 Oz
Item Length
9.3 in
Item Width
7.5 in

Additional Product Features

Intended Audience
Scholarly & Professional
LCCN
2007-028038
Dewey Edition
22
Illustrated
Yes
Dewey Decimal
621.3815
Synopsis
This book will explain how to verify SoC logic designs using ?formal? and ?semi-formal? verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in ?functional? verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been getting much more attention. So far, most of the books on formal verification target the register transfer level (RTL) or lower levels of design. For higher design productivity, it is essential to debug designs as early as possible. That is, designs should be completely verified at very abstracted design levels (higher than RTL). This book covers all aspects of high-level formal and semi-formal verification techniques for system level designs. ? First book that covers all aspects of formal and semi-formal, high-level (higher than RTL) design verification targeting SoC designs. ? Formal verification of high-level designs (RTL or higher). ? Verification techniques are discussed with associated system-level design methodology., This book will explain how to verify SoC (Systems on Chip) logic designs using "formal" and "semiformal" verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in "functional" verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been gaining popularity.For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs., This book will explain how to verify SoC (Systems on Chip) logic designs using "formal" and "semiformal" verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in "functional" verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been gaining popularity. For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs., This book will explain how to verify SoC (Systems on Chip) logic designs using "formal" and "semiformal" verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in "functional" verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been gaining popularity. For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs. - First book that covers all aspects of formal and semiformal, high-level (higher than RTL) design verification targeting SoC designs. - Formal verification of high-level designs (RTL or higher). - Verification techniques are discussed with associated system-level design methodology.
LC Classification Number
TK7895.E42F95 2007

Item description from the seller

Seller business information

I certify that all my selling activities will comply with all EU laws and regulations.
VAT number: GB 724498118
CRN: 03800600

Safety and accessibility information

About this seller

Awesomebooksusa

98% positive Feedback1.3M items sold

Joined Mar 2009
Usually responds within 24 hours
Registered as a business seller

Detailed seller ratings

Average for the last 12 months
Accurate description
4.8
Reasonable postage cost
5.0
Delivery time
5.0
Communication
5.0

Popular categories from this shop

Seller Feedback (540,209)

All ratings
Positive
Neutral
Negative
  • k***k (6993)- Feedback left by buyer.
    Past month
    Verified purchase
    This book appears new. Pristine for an older book It is exactly as described, wonderful quality, in excellent condition and came at an excellent price. The seller packaged the book with extreme care, shipped it quickly, and communicated effectively. This was an excellent buying experience. Don't hesitate purchasing from this seller. Wonderful.
  • e***n (2209)- Feedback left by buyer.
    Past 6 months
    Verified purchase
    Excellent seller. Great communication , fast delivery, extra care in packing for shipment 📦, great price 💰, Came as shown in photo📸, I would do repeat buys in 1 sec with this seller. AAAA ++++. 5 st🌟rs. <(•🪖•)>
  • 7***e (2599)- Feedback left by buyer.
    Past 6 months
    Verified purchase
    Great Communication, fast service, well packed, low shipping, will buy again! Good value for the price and well described. When it arrived it was in excellent condition, high quality and super appearance. I was on a gunboat officer. Want to see what others had to say about that stinking war, I am also dealing with Agent Orange.