Picture 1 of 1

Stock photo

SystemVerilog for Verification - 9781441945617 - Picture 1 of 1

SystemVerilog for Verification: A Guide to Learning the Testbench Language Features by Chris Spear (Paperback, 2010)

BOOKS etc. (529612)

99.5% positive Feedback

Price:

£77.83

Free postage

Estimated delivery Sat, 21 Jun - Sat, 28 Jun

Returns:

60 days return. Buyer pays for return postage. If you use an eBay delivery label, it will be deducted from your refund amount.

Condition:

New

ISBN-13: 9781441945617, 978-1441945617. The updated second edition of this book provides practical information for hardware and software engineers using the SystemVerilog language to verify electronic designs.

About this product

Product Information

The updated second edition of this book provides practical information for hardware and software engineers using the SystemVerilog language to verify electronic designs. The author explains methodology concepts for constructing testbenches that are modular and reusable. The book includes extensive coverage of the SystemVerilog 3.1a constructs such as classes, program blocks, randomization, assertions, and functional coverage. This second edition contains a new chapter that covers programs and interfaces as well as chapters with updated information on directed testbench and OOP, layered, and random testbench for an ATM switch.